

MEMORY

**CMOS 512K × 8 BIT
FAST PAGE MODE DYNAMIC RAM****MB81V4800S-60/-70****CMOS 524,288 × 8 bit Fast Page Mode Dynamic RAM****DESCRIPTION**

The Fujitsu MB81V4800S is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 8-bit increments. The MB81V4800S features a "fast page" mode of operation whereby high-speed access of up to 512 × 8-bits of data can be selected in the same row. The MB81V4800S-60/-70 DRAMs are ideally suited for memory applications such as embedded control, buffer, portable computers, and video imaging equipment where very low power dissipation and high bandwidth are basic requirements of the design.

The MB81V4800S is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

ABSOLUTE MAXIMUM RATINGS (See NOTE)

| Parameter | Symbol | Value | Unit |
|---|-------------------|--------------|------|
| Voltage at any pin relative to V_{SS} | V_{IN}, V_{OUT} | -0.5 to +4.6 | V |
| Voltage of V_{CC} supply relative to V_{SS} | V_{CC} | -0.5 to +4.6 | V |
| Power Dissipation | P_D | 1.0 | W |
| Short Circuit Output Current | I_{OUT} | 50 | mA |
| Storage Temperature | T_{STG} | -55 to +125 | °C |

NOTE: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


MB81V4800S-60/MB81V4800S-70

■ PRODUCT LINE & FEATURES

| Parameter | | MB81V4800S-60 | MB81V4800S-70 |
|---------------------------|-------------------|--|---------------|
| RAS Access Time | | 60 ns max. | 70 ns max. |
| CAS Access Time | | 20 ns max. | 20 ns max. |
| Address Access Time | | 30 ns max. | 35 ns max. |
| Random Cycle Time | | 110 ns max. | 125 ns min. |
| Fast Page Mode Cycle Time | | 40 ns min. | 45 ns min. |
| Low Power Dissipation | Operating current | 234 mW max. | 209 mW max. |
| | Standby current | 7.2 mW max. (LVTTTL level), 3.6 mW max. (CMOS level) | |

- Low V_{CC} operating
- 524,288 words \times 8 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are LVTTTL compatible
- 1024 refresh cycles every 16.4 ms
- 10 rows \times 9 columns, addressing scheme
- Early Write or \overline{OE} controlled Write capability
- RAS only CAS-before-RAS, or Hidden Refresh
- Self refresh function
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

■ PACKAGE



Package and Ordering Information

- 28-pin plastic (400 mil) SOJ, order as MB81V4800S-xxPJ
- 28-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB81V4800S-xxPFTN
- 28-pin plastic (400 mil) TSOP-II with reverse bend leads, order as MB81V4800S-xxPFTR

MB81V4800S-60/MB81V4800S-70



■ CAPACITANCE

(T_A = 25°C, f = 1 MHz)



| Parameter | Symbol | Typ. | Max. | Unit |
|--|------------------|------|------|------|
| Input Capacitance, A ₀ to A ₉ | C _{IN1} | — | 5 | pF |
| Input Capacitance, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ | C _{IN2} | — | 7 | pF |
| Input/Output Capacitance, DQ ₁ to DQ ₈ | C _{DQ} | — | 7 | pF |

■ PIN ASSIGNMENTS AND DESCRIPTIONS


28-Pin TSOP:
(TOP VIEW)
<Normal Bend: FPT-28P-M07>



(TOP VIEW)
<Reverse Bend : FPT-28P-M08>



28-Pin SOJ:
(TOP VIEW)
<LCC-28P-M05>



| Designator | Function |
|------------------------------------|---|
| A ₀ to A ₉ | Address inputs row : A ₀ to A ₉ column : A ₀ to A ₈ refresh : A ₀ to A ₉ |
| $\overline{\text{RAS}}$ | Row address strobe. |
| $\overline{\text{CAS}}$ | Column address strobe. |
| $\overline{\text{WE}}$ | Write Enable. |
| $\overline{\text{OE}}$ | Output enable. |
| DQ ₁ to DQ ₈ | Data Input/ Output |
| V _{CC} | +3.3 volt power supply. |
| V _{SS} | Circuit ground. |

MB81V4800S-60/MB81V4800S-70

RECOMMENDED OPERATING CONDITIONS

| Parameter | Notes | Symbol | Min. | Typ. | Max. | Unit | Ambient Operating Temp |
|----------------------------------|-------|-----------|------|------|----------------|------|------------------------|
| Supply Voltage | 1 | V_{CC} | 3.0 | 3.3 | 3.6 | V | 0°C to +70°C |
| | | V_{SS} | 0 | 0 | 0 | | |
| Input High Voltage, all inputs | 1 | V_{IH} | 2.0 | — | $V_{CC} + 0.3$ | V | |
| Input Low Voltage, all inputs(*) | 1 | V_{IL} | -0.3 | — | 0.8 | V | |
| Input Low Voltage, DQ(*) | 1 | V_{ILD} | -0.3 | — | 0.8 | V | |

* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Nineteen input bits are required to decode any eight of 4,194,304 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by \overline{CAS} and \overline{RAS} as shown in Figure 5. First, ten row address bits are input on pins A_0 -through- A_9 and latched with the row address strobe (\overline{RAS}) then, nine column address bits are input on pins A_0 -through- A_8 and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{CAS} and \overline{RAS} , respectively. The address latches are the flow-through type; thus, address information appearing after t_{RAH} (min.) + t_t is automatically treated as the column address to start select operation of the column decode. Therefore, to have correct data within t_{RAC} , the column address should be input within t_{RAD} (max.). If $t_{RAD} > t_{RAD}$ (max.), the access time is the later one of either t_{AA} or t_{CAS} .

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data are ignored. When an early write cycle is executed, the output buffers stay in a high-impedance state during the cycle.

DATA INPUT

Input data are written into memory in either of three basic ways—the early write cycle, the \overline{OE} (delayed) write cycle, and the read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In the early write cycle, the input data (DQ_1 - DQ_8) are strobed by \overline{CAS} and the setup/hold times are referenced to falling edge of \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In the delayed write or read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the falling edge of \overline{WE} . Since this device is an I/O common type, when the delayed write or read-modified-write is executed, I/O data have to be controlled by \overline{OE} .

DATA OUTPUT

The three-state buffers are LV-TTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max.) is satisfied.
- t_{CAC} : from the falling edge of \overline{CAS} when t_{RCD} is greater than t_{RCD} (max.).
- t_{AA} : from column address input when t_{RAD} is greater than t_{RAD} (max.).
- t_{OEA} : from the falling edge of \overline{OE} when \overline{OE} is brought Low after t_{RAC} , t_{CAC} , or t_{AA} .

The data remains valid until either \overline{CAS} or \overline{OE} returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

MB81V4800S-60/MB81V4800S-70

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 512×8 -bits can be accessed. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

MB81V4800S-60/MB81V4800S-70

■ DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Notes 3

| Parameter | Notes | Symbol | Conditions | Values | | | Unit |
|---|---------------|-------------|--|--------|------|------|---------------|
| | | | | Min. | Typ. | Max. | |
| Output high voltage | [1] | V_{OH} | $I_{OH} = -2.0 \text{ mA}$ | 2.4 | — | — | V |
| Output low voltage | [1] | V_{OL} | $I_{OL} = +2.0 \text{ mA}$ | — | — | 0.4 | |
| Input leakage current (any input) | | $I_{I(L)}$ | $0 \text{ V} \leq V_{IN} \leq 3.6 \text{ V};$ $3.0 \text{ V} \leq V_{CC} \leq 3.6 \text{ V};$ $V_{SS} = 0 \text{ V};$ All other pins not under test = 0 V | -10 | — | 10 | μA |
| Output leakage current | | $I_{DQ(L)}$ | $0 \text{ V} \leq V_{OUT} \leq 3.6 \text{ V};$ Data out disabled | -10 | — | 10 | |
| Operating current (Average Power supply current) [2] | MB81V4800S-60 | I_{CC1} | $\overline{\text{RAS}}$ & $\overline{\text{CAS}}$ cycling; $t_{RC} = \text{min.}$ | — | — | 65 | mA |
| | MB81V4800S-70 | | | | | 58 | |
| Standby current (Power supply current) | LVTTTL level | I_{CC2} | $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ | — | — | 2.0 | mA |
| | CMOS level | | $\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$ | | | 1.0 | |
| Refresh current #1 (Average power supply current) [2] | MB81V4800S-60 | I_{CC3} | $\overline{\text{CAS}} = V_{IH}, \overline{\text{RAS}}$ cycling; $t_{RC} = \text{min.}$ | — | — | 65 | mA |
| | MB81V4800S-70 | | | | | 58 | |
| Fast Page Mode current [2] | MB81V4800S-60 | I_{CC4} | $\overline{\text{RAS}} = V_{IL}, \overline{\text{CAS}}$ cycling; $t_{PC} = \text{min.}$ | — | — | 65 | mA |
| | MB81V4800S-70 | | | | | 58 | |
| Refresh current #2 (Average power supply current) [2] | MB81V4800S-60 | I_{CC5} | $\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$; $t_{RC} = \text{min.}$ | — | — | 65 | mA |
| | MB81V4800S-70 | | | | | 58 | |
| Refresh current #3 (Average power supply current) [2] | | I_{CC9} | $\overline{\text{RAS}} = V_{IL}, \overline{\text{CAS}} = V_{IL}$ Self refresh; $t_{RASS} = \text{min.}$ | — | — | 1000 | μA |

MB81V4800S-60/MB81V4800S-70

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

| No. | Parameter | Notes | Symbol | MB81V4800S-60 | | MB81V4800S-70 | | Unit |
|-----|---|--------|------------------|---------------|--------|---------------|--------|------|
| | | | | Min. | Max. | Min. | Max. | |
| 1 | Time Between Refresh | | t _{REF} | — | 16.4 | — | 16.4 | ms |
| 2 | Random Read/Write Cycle Time | | t _{RC} | 110 | — | 125 | — | ns |
| 3 | Read-Modify-Write Cycle Time | | t _{RWC} | 150 | — | 170 | — | ns |
| 4 | Access Time from $\overline{\text{RAS}}$ | 6, 9 | t _{RAC} | — | 60 | — | 70 | ns |
| 5 | Access Time from $\overline{\text{CAS}}$ | 7, 9 | t _{CAC} | — | 20 | — | 20 | ns |
| 6 | Column Address Access Time | 8, 9 | t _{AA} | — | 30 | — | 35 | ns |
| 7 | Output Hold Time | | t _{OH} | 0 | — | 0 | — | ns |
| 8 | Output Buffer Turn On Delay Time | | t _{ON} | 0 | — | 0 | — | ns |
| 9 | Output Buffer Turn off Delay Time | 10 | t _{OFF} | — | 15 | — | 15 | ns |
| 10 | Transition Time | | t _t | 2 | 50 | 2 | 50 | ns |
| 11 | $\overline{\text{RAS}}$ Precharge Time | | t _{RP} | 40 | — | 45 | — | ns |
| 12 | $\overline{\text{RAS}}$ Pulse Width | | t _{RAS} | 60 | 100000 | 70 | 100000 | ns |
| 13 | $\overline{\text{RAS}}$ Hold Time | | t _{RSH} | 20 | — | 20 | — | ns |
| 14 | $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time | | t _{CRP} | 0 | — | 0 | — | ns |
| 15 | $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time | 11, 12 | t _{RCD} | 20 | 40 | 20 | 50 | ns |
| 16 | $\overline{\text{CAS}}$ Pulse Width | | t _{CAS} | 20 | 10000 | 20 | 10000 | ns |
| 17 | $\overline{\text{CAS}}$ Hold Time | | t _{CSH} | 60 | — | 70 | — | ns |
| 18 | $\overline{\text{CAS}}$ Precharge Time (Normal) | 19 | t _{CPN} | 10 | — | 10 | — | ns |
| 19 | Row Address Set Up Time | | t _{ASR} | 0 | — | 0 | — | ns |
| 20 | Row Address Hold Time | | t _{RAH} | 10 | — | 10 | — | ns |
| 21 | Column Address Set Up Time | | t _{ASC} | 0 | — | 0 | — | ns |
| 22 | Column Address Hold Time | | t _{CAH} | 12 | — | 12 | — | ns |
| 23 | $\overline{\text{RAS}}$ to Column Address Delay Time | 13 | t _{RAD} | 15 | 30 | 15 | 35 | ns |
| 24 | Column Address to $\overline{\text{RAS}}$ Lead Time | | t _{RAL} | 30 | — | 35 | — | ns |
| 25 | Column Address to $\overline{\text{CAS}}$ Lead Time | | t _{CAL} | 30 | — | 35 | — | ns |
| 26 | Read Command Set Up Time | | t _{RCS} | 0 | — | 0 | — | ns |
| 27 | Read Command Hold Time Referenced to $\overline{\text{RAS}}$ | 14 | t _{RRH} | 0 | — | 0 | — | ns |
| 28 | Read Command Hold Time Referenced to $\overline{\text{CAS}}$ | 14 | t _{RCH} | 0 | — | 0 | — | ns |
| 29 | Write Command Set Up Time | 15 | t _{WCS} | 0 | — | 0 | — | ns |
| 30 | Write Command Hold Time | | t _{WCH} | 10 | — | 10 | — | ns |
| 31 | $\overline{\text{WE}}$ Pulse Width | | t _{WP} | 10 | — | 10 | — | ns |
| 32 | Write Command to $\overline{\text{RAS}}$ Lead Time | | t _{RWL} | 15 | — | 20 | — | ns |

(Continued)

MB81V4800S-60/MB81V4800S-70

■ AC CHARACTERISTICS (Continued)


(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

| No. | Parameter | Notes | Symbol | MB81V4800S-60 | | MB81V4800S-70 | | Unit |
|-----|--|---------|-------------------|---------------|--------|---------------|--------|------|
| | | | | Min. | Max. | Min. | Max. | |
| 33 | Write Command to $\overline{\text{CAS}}$ Lead Time | | t_{CWL} | 15 | — | 18 | — | ns |
| 34 | DIN Set Up Time | | t_{DS} | 0 | — | 0 | — | ns |
| 35 | DIN Hold Time | | t_{DH} | 10 | — | 10 | — | ns |
| 36 | $\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time | | t_{RWD} | 85 | — | 95 | — | ns |
| 37 | $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time | | t_{CWD} | 40 | — | 40 | — | ns |
| 38 | Column Address to $\overline{\text{WE}}$ Delay Time | | t_{AWD} | 55 | — | 60 | — | ns |
| 39 | $\overline{\text{RAS}}$ Precharge Time to $\overline{\text{CAS}}$ Active Time (Refresh Cycles) | | t_{RPC} | 10 | — | 10 | — | ns |
| 40 | $\overline{\text{CAS}}$ Set Up Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh | | t_{CSR} | 0 | — | 0 | — | ns |
| 41 | $\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh | | t_{CHR} | 10 | — | 10 | — | ns |
| 42 | Access Time from $\overline{\text{OE}}$ | [9] | t_{OEA} | — | 20 | — | 20 | ns |
| 43 | Output Buffer Turn Off Delay from $\overline{\text{OE}}$ | [10] | t_{OEZ} | — | 15 | — | 15 | ns |
| 44 | $\overline{\text{OE}}$ to $\overline{\text{RAS}}$ Lead Time for Valid Data | | t_{OEL} | 10 | — | 10 | — | ns |
| 45 | $\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$ | [16] | t_{OEH} | 0 | — | 0 | — | ns |
| 46 | $\overline{\text{OE}}$ to Data in Delay Time | | t_{OED} | 15 | — | 15 | — | ns |
| 47 | DIN to $\overline{\text{CAS}}$ Delay Time | [17] | t_{DZC} | 0 | — | 0 | — | ns |
| 48 | DIN to $\overline{\text{OE}}$ Delay Time | [17] | t_{DZO} | 0 | — | 0 | — | ns |
| 49 | Column Address Hold Time from $\overline{\text{RAS}}$ | | t_{CDD} | 15 | — | 15 | — | ns |
| 50 | Write Command Hold Time from $\overline{\text{RAS}}$ | | t_{AR} | 32 | — | 32 | — | ns |
| 51 | DIN Hold Time Referenced to $\overline{\text{RAS}}$ | | t_{WCR} | 30 | — | 30 | — | ns |
| 52 | $\overline{\text{CAS}}$ to Data in Delay Time | | t_{DHR} | 30 | — | 30 | — | ns |
| 60 | Fast Page Mode $\overline{\text{RAS}}$ Pulse Width | | t_{RASP} | 60 | 200000 | 70 | 200000 | ns |
| 61 | Fast Page Mode Read/Write Cycle Time | | t_{PC} | 40 | — | 45 | — | ns |
| 62 | Fast Page Mode Read-Modify-Write Cycle Time | | t_{PRWC} | 80 | — | 90 | — | ns |
| 63 | Access Time from $\overline{\text{CAS}}$ Precharge | [9, 18] | t_{CPA} | — | 35 | — | 40 | ns |
| 64 | Fast Page Mode $\overline{\text{CAS}}$ Pulse width | | t_{CP} | 10 | — | 10 | — | ns |
| 65 | Fast Page Mode $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge | | t_{RHCP} | 35 | — | 40 | — | ns |
| 66 | Fast Page Mode $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time | | t_{CPWD} | 55 | — | 60 | — | ns |

MB81V4800S-60/MB81V4800S-70

- Notes:
1. Referenced to V_{SS} . To all V_{CC} (V_{SS}) pins, the same supply voltage should be applied.
 2. I_{CC} depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 I_{CC} depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$, $V_{IL} > -0.5$ V.
 I_{CC1} , I_{CC3} and I_{CC5} are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.
 I_{CC4} is specified at one time of address change during one Page cycle.
 3. An Initial pause ($\overline{RAS} = \overline{CAS} = V_{IH}$) of 200 μ s is required after power-up followed by any eight \overline{RAS} -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight \overline{CAS} -before- \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
 4. AC characteristics assume $t_T = 5$ ns.
 5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V_{IH} (min.) and V_{IL} (max.) for measuring timing of input signals. Also, the transition time (t_T) is measured between V_{IH} (min.) and V_{IL} (max.).
 The output reference levels are $V_{OH} = 2.0$ V and $V_{OL} = 0.8$ V.
 6. Assumes that $t_{RCD} \leq t_{RCD}(\text{max.})$, $t_{RAD} \leq t_{RAD}(\text{max.})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
 7. If $t_{RCD} \geq t_{RCD}(\text{max.})$, $t_{RAD} \geq t_{RAD}(\text{max.})$, and $t_{ASC} \geq t_{AA} - t_{CAC} - t_T$, access time is t_{CAC} .
 8. If $t_{RAD} \geq t_{RAD}(\text{max.})$ and $t_{ASC} \leq t_{AA} - t_{CAC} - t_T$, access time is t_{AA} .
 9. Measured with a load equivalent to one TTL loads and 100 pF.
 10. t_{OFF} and t_{OEZ} is specified that output buffer change to high impedance state.
 11. Operation within the $t_{RCD}(\text{max.})$ limit ensures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
 12. $t_{RCD}(\text{min.}) = t_{RAH}(\text{min.}) + 2t_T + t_{ASC}(\text{min.})$.
 13. Operation within the $t_{RAD}(\text{max.})$ limit ensures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
 14. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 15. t_{WCS} is specified as a reference point only. If $t_{WCS} \geq t_{WCS}(\text{min.})$ the data output pin will remain High-Z state through entire cycle.
 16. Assumes that $t_{WCS} < t_{WCS}(\text{min.})$.
 17. Either t_{DZC} or t_{DZO} must be satisfied.
 18. t_{CPA} is access time from the selection of a new column address (that is caused by changing \overline{CAS} from "L" to "H"). Therefore, if t_{CP} is long, t_{CPA} is longer than $t_{CPA}(\text{max.})$.
 19. Assumes that \overline{CAS} -before- \overline{RAS} refresh.

MB81V4800S-60/MB81V4800S-70



FUNCTIONAL TRUTH TABLE


| Operation Mode | Clock Input | | | | Address | | Input Data | | Refresh | Note |
|---|------------------|------------------|-----------------|-----------------|---------|--------|------------|--------|---------|-------------------------------------|
| | \overline{RAS} | \overline{CAS} | \overline{WE} | \overline{OE} | Row | Column | Input | Output | | |
| Standby | H | H | X | X | — | — | — | High-Z | — | |
| Read Cycle | L | L | H | L | Valid | Valid | — | Valid | Yes* | $t_{RCS} \geq t_{RCS}(\text{min.})$ |
| Write Cycle (Early Write) | L | L | L | X | Valid | Valid | Valid | High-Z | Yes* | $t_{WCS} \geq t_{WCS}(\text{min.})$ |
| Read-Modify-Write Cycle | L | L | H→L | L→H | Valid | Valid | Valid | Valid | Yes* | |
| \overline{RAS} -only Refresh Cycle | L | H | X | X | Valid | — | — | High-Z | Yes | |
| \overline{CAS} -before- \overline{RAS} Refresh Cycle | L | L | X | X | — | — | — | High-Z | Yes | $t_{CSR} \geq t_{CSR}(\text{min.})$ |
| Hidden Refresh Cycle | H→L | L | H | L | — | — | — | Valid | Yes | Previous data is kept. |

X; "H" or "L"

*; It is impossible in Fast Page Mode

MB81V4800S-60/MB81V4800S-70

Fig. 5 - READ CYCLE



DESCRIPTION

To implement a read operation, a valid address is latched in by the \overline{RAS} and \overline{CAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by $\overline{RAS}(t_{RAS})$, $\overline{CAS}(t_{CAS})$, $\overline{OE}(t_{OE})$ or column addresses (t_{AA}) under the following conditions:


If $t_{RCD} > t_{RCD}(\text{max.})$, access time = t_{CAC} .

If $t_{RAD} > t_{RAD}(\text{max.})$, access time = t_{AA} .

If \overline{OE} is brought Low after t_{RAS} , t_{CAS} , or t_{AA} (which ever occurs later), access time = t_{OE} .

However, if either \overline{CAS} or \overline{OE} goes High, the output returns to a high-impedance state after t_{OH} is satisfied.


MB81V4800S-60/MB81V4800S-70

Fig. 7 - $\overline{\text{OE}}$ (DELAYED WRITE) CYCLE

DESCRIPTION

In the $\overline{\text{OE}}$ (delayed write) cycle, t_{WCS} is not satisfied; thus, the data on the DQ pins is latched with the falling edge of $\overline{\text{WE}}$ and written into memory. The Output Enable ($\overline{\text{OE}}$) signal must be changed from Low to High before $\overline{\text{WE}}$ goes Low ($t_{\text{OED}} + t_{\text{r}} + t_{\text{DS}}$).


MB81V4800S-60/MB81V4800S-70

Fig. 10 – FAST PAGE MODE WRITE CYCLE (\overline{OE} = "H" or "L")

DESCRIPTION

The fast page mode write cycle is executed in the same manner as the fast page mode read cycle except the states of \overline{WE} and \overline{OE} are reversed. Data appearing on the DQ pins is latched on the falling edge of \overline{CAS} and written into memory. During the fast page mode write cycle, including the delayed (\overline{OE}) write and read-modify-write cycles, t_{cwl} must be satisfied.


MB81V4800S-60/MB81V4800S-70

Fig. 13 – $\overline{\text{RAS}}$ -ONLY REFRESH ($\overline{\text{WE}} = \overline{\text{OE}} = \text{"H"}$ or "L")

DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1024 row addresses every 16.4-milliseconds. Three refresh modes are available: $\overline{\text{RAS}}$ -only refresh, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, and hidden refresh.

$\overline{\text{RAS}}$ -only refresh is performed by keeping $\overline{\text{RAS}}$ Low and $\overline{\text{CAS}}$ High throughout the cycle; the row address to be refreshed is latched on the falling edge of $\overline{\text{RAS}}$. During $\overline{\text{RAS}}$ -only refresh, DQ pins are kept in a high-impedance state.


Fig. 14 – $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH (ADDRESSES = $\overline{\text{WE}} = \overline{\text{OE}} = \text{"H"}$ or "L")

DESCRIPTION

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{\text{CAS}}$ is held Low for the specified setup time (t_{CSR}) before $\overline{\text{RAS}}$ goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation.

MB81V4800S-60/MB81V4800S-70


Fig. 15 – HIDDEN REFRESH CYCLE



DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of \overline{CAS} and cycling \overline{RAS} . The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have \overline{CAS} -before- \overline{RAS} refresh capability.

MB81V4800S-60/MB81V4800S-70

Fig. 17 – SELF REFRESH CYCLE ($A_0 - A_9 = \overline{WE} = \overline{OE} = \text{"H" or "L"}$)

(At recommended operating conditions unless otherwise noted.)

| No. | Parameter | Symbol | MB81V4800S-60 | | MB81V4800S-70 | | Unit |
|-----|--------------------|------------|---------------|------|---------------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| 100 | RAS Pulse Width | t_{RASS} | 100 | — | 100 | — | ns |
| 101 | RAS Precharge Time | t_{RPS} | 110 | — | 125 | — | ns |
| 102 | CAS Hold Time | t_{CHS} | -50 | — | -50 | — | ns |

Note: Assumes Self refresh cycles only.

DESCRIPTION


The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter. If /CAS goes to "L" before /RAS goes to "L" (CBR) and the condition of /CAS "L" and /RAS "L" is kept for term of t_{RASS} (more than 100 μ s), the device can be entered the self refresh cycle. And after that, refresh operation is automatically executed per fixed interval using internal refresh address counter during "/RAS = L" and "/CAS = L".

And exit from self refresh cycle is performed by toggling of /RAS and /CAS to "H" with specifying t_{CHS} min.

Restriction for Self refresh operation;

For self refresh operation, the notice below must be considered.


- 1) In the case that distribut CBR refresh are operated in read/write cycles
Self refresh cycles can be executed without special rule if 1024 cycles of distribut CBR refresh are executed within t_{REF} max..
- 2) In the case that burst CBR refresh or /RAS only refresh are operated in read/write cycles
1024 times of burst CBR refresh or 1024 times of burst /RAS only refresh must be executed before and after Self refresh cycles.



MB81V4800S-60/MB81V4800S-70

■ PACKAGE DIMENSIONS

(Suffix: -PJ)




MB81V4800S-60/MB81V4800S-70




■ PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTN)

28 pin, Plastic TSOP(II)
(FPT-28P-M07)



Details of "A" part



Dimensions in mm(inches).





© 1994 FUJITSU LIMITED F28031S-1C-2

MB81V4800S-60/MB81V4800S-70

■ PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTR)

28 pin, Plastic TSOP(II)
(FPT-28P-M08)



© 1994 FUJITSU LIMITED F28032S-1C-2

Dimensions in mm(inches).

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchsschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.